	Document #	Date Effective
GLAST LAT CONCEPTUAL DESIGN	**LAT-SS-00088-D7**	12 April 2001
	Prepared by(s) Gunther Haller W. Neil Johnson	Supersedes None
	Subsystem/Office Calorimeter Subsystem	
Document Title **Calorimeter Front End ASIC – Conceptual Design**		

Gamma-ray Large Area Space Telescope (GLAST)

Large Area Telescope (LAT)

Conceptual Design of the Glast Calorimeter Front-End Electronics (GCFE) ASIC

(GCFE1 submission)

DOCUMENT APPROVAL

Prepared by:

W. Neil Johnson Naval Research Lab	Date
James Ampe Naval Research Lab	Date

Approved by:

Gunther Haller LAT Electronics Manager	Date

CHANGE HISTORY LOG

Revision	Effective Date	Description of Changes

Table of Contents

List of Figures

List of Tables

1 PURPOSE

This document describes the conceptual design for the GLAST Large Area Telescope (LAT) Calorimeter Front-end Electronics (GCFE) ASIC.

2 SCOPE

This document gives an overrview over the conecptual architecture of the GLAST LAT Calorimeter Front-end Electronics (GCFE) ASIC.

3 DEFINITIONS

3.1 Acronyms

GLAST – Gamma-ray Large Area Space Telescope

GRB – Gamma-Ray Burst

LAT – Large Area Telescope

TBR – To Be Resolved

CAL – Calorimeter Detector

TRG – L1 Trigger

GLB-TRG – Global L1 Trigger

TEM – Tower Electronics Module

3.2 Definitions

μsec, μs – Microsecond, 10^{-6} second

Dead Time – Time during which the instrument does not sense and/or record gamma ray events during normal operations..

s, sec – seconds

4 APPLICABLE DOCUMENTS

Documents that are relevant to the development of the GCFE concept and its requirements include the following:

4.1 Requirement Documents

GLAST00010, “GLAST Science Requirements Document”, P.Michelson and N.Gehrels, eds., July 9, 1999.

LAT-SP-00010, “GLAST LAT Performance Specification”, August 2000

LAT-SS-00018, “LAT CAL Subsystem Specification”, January 2001

4.2 Conceptual Design Documents

[1] GLAST Calorimeter Analog Front-End ASIC Design Consideration, Neil Johnson, NRL

[2] LAT Electronics System – Conceptual Design

[3] LAT Calorimeter Electronics System

[4] LAT GCFE Specification

[5] LAT TKR-CAL Tower Electronics Module – Conceptual Design

[6] LAT Control Protocol within LAT – Conceptual Design

[7] LAT Data Protocol within LAT – Conceptual Design

[8] LAT Housekeeping within LAT – Conceptual Design

[9] LAT L1 Trigger System – Conceptual Design

5 INTRODUCTION

The *GLAST* electronics system is described in [2]. The calorimeter sub-system electronics is documented in [3]. One of the custom ASICs required is the Glast Calorimeter Front-End Electronics (GCFE) ASIC. The basic functions of the GCFE include charge-sensitive amplification, shaping, multi-range post-amplification, trigger function, track&hold function, and auto-range selection. The key challenges for the ASIC are the large dynamic range and low power dissipation as specified in [4]. Target fabrication processes for the ASIC are the 0.5 um Agilent CMOS, the 0.25 um TSMC CMOS, and the 0.5 um Peregrine SOI.

The GCFE described in this document serves one crystal end. This may be extended later to a device serving 2 crystal ends.

The conceptual design in this document is based on a design documented in [1].



Figure 1. GCFE Block Diagram

6 GCFE Description

6.1 GCFE Overview

The ASIC amplifies signals from 2 diodes per crystal end, a large area diode covering low energy range, and a small area diode covering the high-energy range. The large area diode is four times the size of the small area diode.

The signals from the two diodes are converted into voltages by charge-sensitive preamplifiers as shown in Figure 1. The gain of the preamplifiers can be adjusted digitally. The output signal of the preamplifiers are split into two paths each: a 0.5-µsec (fast) and a 3.5-µs (= slow peaking time) shaping amplifier with a gain of 1.

The 0.5-µsec shapers are called Fast Low-Energy (FLE) and Fast High-Energy (FHE) shapers. Those shaper outputs are compared to analog (trigger) thresholds by discriminators and sent off the IC, called LE_DISC and HE_DISC. Both trigger output signals can be disabled in the circuit via configuration bits, HE/LE_TRG_ENA. The discriminators are labeled FLE_LLD and FHE_LLD for Fast Low/High Energy Low-Level-Discriminators. The FLE_LLD and FHE_LLD threshold voltages V_FHE_LLD and V_FLE_LLD are generated on-chip by two 7-bit DACs, FHE/FLE_DAC.

The 3.5-µsec shapers are called Slow Low-Energy (SLE) and Slow High-Energy (SHE) shapers. The output of the the SHE shaper is split into two Track and Hold (T&H) stages, a times one (HEX1) and a times eight (HEX8). The output of the the SLE shaper is similarly split into two Track and Hold (T&H) stages, a times one (LEX1) and a times eight (LEX8). These T&H stages will enable the sampling of the shaper output via a HOLD signal. In normal mode the outputs will be sampled around the time of the peak. The times eight T&H stages (HEX8, LEX8) incorporate a switched capacitor stage with capacitor ratio of 8 to achieve the factor of 8 amplification. This simplifies the circuit and completely eliminates the saturation feed-back effect to the x 1 stage. Tables in the "Signal, Gain, and Noise Parameter" section show the details for the ranges. Including the ratio of the diodes, the resulting effective electronic gain ranges are x1, x8, x64, and x512.

The outputs of the T&H circuits are connected to a set of discriminators and to an analog muliplexer block. All the ranges with the exception of the highest energy (lowest electronic gain) range, HEX1, have a range-selection comparator. The HEX1 range is selected when all other ranges are in saturation. The three range-select discriminators are latched at the time the T&H circuit is put into the HOLD state, which will keep the three range-bits constant for the following range-selection block. The range-select threshold voltage V_RNG_ULD is common to all range-discriminators and generated by an on-chip RNG_ULD_DAC. Normally the threshold voltage is set to approximately 90% of the full range of the T&H output.

The range-selection block determines which of the four T&H output signals to pick and sets the analog multiplexer to output the selected range. In the auto-range mode the highest gain range not exceeding V_RNG_ULD is selected. There are additional readout modes as explained in the Range-Selection section. The selected range is decoded into two range-bits and connected to the digital output multiplexer to be sent off the IC.

The analog multiplexer is followed by an output buffer which adjusts the offset and gain to match the input range of an external ADC.

A discriminator connected to the LEX8 Track&Hold generates a log-accept signal. The latched output, LOG_ACPT, of the discriminator is used on a higher system level to decide whether to keep the channel or to discard it ("zero-suppression") when the signal is below a programmed threshold [x]. This threshold voltage, V_LOG_ACPT, is generated on-chip via a 7-bit DAC, LOG_ACPT_DAC.

There are two control blocks shown in Figure 1. The configuration control decodes external input signals and controls the writing or read-back of on-chip registers and DAC's. The input signals are command (CMD) carrying the GLAST serial command protocol [x], data-acquisition clock (DAQ_CLK), and reset signal (RESET). When reading back configuration data, the configuration control will take control of the digital output of the IC while sending out the requested data. At other times the digital output line is used by the data-acqusition control block.

The data-acquisition control decodes the above listed RESET and DAQ_CLK signals together with a start-acquisition (START_ACQ) signal. The circuit controls the T&H, the range-select latches, the range-selection circuit, and the transfer of the range and log-accept bits to the digital output.

The calibration block shown in Figure 1 is used to inject known signals into the preamplifier inputs to measure the transfer function of the signal channels. An external calibration voltage and strobe is applied for that purpose. The low

and high energy channels can be enabled in any combination as determined by bits in the configuration register. There are two gain settings for the calibration signal to ensure performance across the entire input signal range.

6.2 Charge Amplifier

Figure 1 includes a simplified view of the charge-amplifier. There is one feed-back capacitor hard-wired between the output and input. The low energy charge amplifier has three additional feed-back capacitors that can be connected in parallel in any combination via three gain-select mode bits, resulting in eight discrete gain settings. The high energy charge amplifier has four additional feed-back capacitors that can be connected in parallel in any combination via four gain-select mode bits, resulting in sixteen discrete gain settings; however, only nine of the gain states are useful. The fourth gain select bit for the high energy range diode switches out the nominal gain capacitor to leave a small test capacitor to achieve a large gain for ground calibration. The preamplifiers for the low and high energy range differ only in the sizes of the capacitors. The gains of the two preamplifiers are set independently. The gain settings are listed in the "Signal, Gain, and Noise Parameter" section. The feed-back resistor shown in Figure 1 is implemented as a transistor which gate is connected to a dc-reference voltage. In order to achieve faster discharge of the feed-back capacitors in saturation conditions, an additional current is switched in (not shown in the figure) when the x1 range-select discriminators are above threshold. (THIS NEEDS TO BE ADDRESSED a) Is it needed? b) If so what signal should be used on what stages?)

The preamplifiers are AC coupled to the following shaping amplifiers to reduce pile-up effects and to minimize offset voltage errors.

6.3 Shaping Amplifiers

The peaking-time of the shaping amplifiers are set via capacitors and resistors. The shaping is single pole $(RC)^2$-CR with a peaking time of 0.5 usec for the trigger path and 3.5 μsec for the signal path. The shaping amplifiers are AC coupled to the following post-gain stages. The fast shapers have internal, and the slow shaper have external capacitors and resistors. The slow shaper outputs are routed directly to a unity gain (x1) track and hold stage and a times 8 amplifying (x8) track and hold stage.

6.4 X1 Track and Hold

The track & hold circuit is a passive CMOS-switch – capacitor circuit followed by a high-input impedance buffer as shown in Figure 2. One control signal, HOLD, with its complement is required. The tracking time-constant is given by the resistance of the switch together with the hold capacitor (~10 ns assuming 10Kohm x 1 pF). The turn-off time of the switch is approx 1 ns. The discharge time of the capacitor via the source-drain junction of the switch in the non-conducting state is approx 100 ms (tbr). The T&H is put back into the track mode at the end of the readout cycle. A high input impedance buffer provides the drive capability for the output of the T&H.

6.5 X8 Track and Hold

The x8 gain amplifier and its T&H stage are integrated into one switched capacitor stage with a capacitor ratio of 8 as shown in Figure 3. The matching of capacitors on-chip are expected to be better than a few percent. This simplifies the circuit and completely eliminates the saturation feed-back effect to the x1 stage.



Figure 2. x1 T&H Stage



Figure 3. Integrated x8 Gain and T&H Stage

6.6 Range-Selection Discriminators

All three discriminators for the range-selection use a common 7-bit (tbr) DAC voltage as threshold voltage. The threshold voltage is set to a level at which the input signal enters the non-linear region (aproximately 90% (tbr) of full-scale). The outputs of the discriminators are latched at the time the T&H is put into the HOLD state. This insures that the range-selection circuit is stable while the analog ranges are digitized. The latches are reset at the end of the readout cycle.

6.7 Log Accept Discriminator

The discriminator (LOG_ACPT_LLD) for the log accept bit compares the LEX8 T&H output signal level to a dedicated 7-bit DAC level. The output of the disciminator is latched at the time the T&H is put into the HOLD state. The latch is reset at the end of the readout cycle. The discriminator output at the input of the latch is also connected to a pin of the IC for disgnostics, and can be disabled via an enable bit in the configuration register (LOG_ACPT_ENA). Note that this does not enable/disable the LOG_ACCEPT bit in the data stream.

6.8 Range-Selection Logic

The range selection logic determines which of the gain stages is to be connected to the analog output of the GCFE. The range-selection logic outputs 5 control lines to the analog multiplexer to connect either one of the four T&H output signals, or a DC input level generated by an on-chip DAC.

The inputs to the range-selection logic are as follows:

- RNG_ULD[2:0]: Three discriminator outputs from three gain ranges (LEX8, LEX1, and HEX8).
- FIRST_RNG[1:0]: Two First-Range bits in the configuration register which determine the first range to be selected when the Use_First_Range bit is set.
- USE_FRST_RNG: One Use_First_Range bit in the configuration register.
- OVERWRITE: One Overwrite bit in the configuration register which will continously connect the selected range to the output.
- INC_RNG: The Increment-Range signal from the signal acquisition control block.
- ENA_RNG[1:0]: Two Range-Enable bits to enable the low and high energy ranges (LEX8/X1, HEX8/X1). These bits are used to disable the ranges of the low or high energy (diode) channels in case one of the two inputs malfunctions. (Note that the enable of each of the 4 ranges individually is not needed since the likely failure is loss of one of the input (diode) connections).

Table 1 shows the relationship of the range selection control signals to the selected range for the multiplexer. In the table, the selected mux range is a function (Fct) of different input bits. The operation of these functions is described in section 8.3

6.8.1 OVERWRITE = 1

The selected range is continously connected to the IC output, independent of any other acquisition or configuration states. The selected range depends on the USE_FRST_RNG bit.

a) If it is 0 then the DC_REF is always connected. The rangebit are forced to R3.

b) If it is 1 then the range decoded from the two FIRST_RNG bits in the configuration register is connected. The range-bit reflect the range selected.

The OVERWRITE bit will enable monitoring of any of the Shaper/T&H outputs at the analog output pin of the GCFE. Note that the T&H can be continously in tracking mode or go through the regular acquisition cycle depending on whether the START_ACQ signal is asserted or not. (e.g. during calibration). The DC_REF is a DAC, so DC tests of the signal chain from the analog multiplexer via the output-buffer through the external ADC is possible.

Table 1. Range Selection Operating Modes

OVER-WRITE	USE_FRST_ RNG	RESET	FIRST_ RNG[1:0]	INC_ RNG	ENA_ RNG[1:0]	Range Bits [2:0]	Selected Mux Range
1	0	x	x	x	x	x	DC_REF
1	1	x	FIRST_ RNG[1:0]	x	x	x	Fct(FIRST_RNG[1:0])
0	x	1	x	x	x	x	DC_REF
0	1	0	FIRST_ RNG[1:0]	1st INC	x	x	Fct(FIRST_RNG[1:0])
				2nd INC		x	next range
				3rd INC		x	next range
				4th INC		x	next range
0	0	0	x	1st INC	ENA_ RNG[1:0]	RNG_ ULD[2:0]	Fct(RNG_ULD[2:0], ENA_RNG[1:0])
				2nd INC			next range
				3rd INC			next range
				4th INC			next range

6.8.2 OVERWRITE = 0

Normally, between acquisition cycles, the RESET bit is asserted which results in the DC-reference voltage being selected. The DC reference from the REF_DAC is output in between acquisition cycles so that the IC output is kept constant (reduce crosstalk).

When the RESET is deasserted, then the first INC_RNG signal will select the first range.

- If the USE_FRST_RNG bit is 1, then the first range is given by the two FRST_RNG bits from the configuration register (decoding see "Range-Selection Parameters" section). This diagnostic mode enables e.g. whether the channel readout order affects the result (droops, etc). The acquisition cycle can also be aborted after the first range via the RNG_SEL_RST bit.
- If the USE_FRST_RNG bit is 0 then the first range is auto-ranged depending on the ENA_RNG bits from the configuration register and on the RNG bits from the three range comparators, see "Range-Selection Parameters" section. The second INC_RNG signal will select the next range, the order of the range. The higher-level system will cycle through all four ranges in CNO mode or abort the cycle in non-CNO mode after the 1st range. (The RNG_SEL_RST is asserted, after the 1st range, from the acquistion block in response to the RESET IC input signal). Note that the ENA_RNG bits affect only the first (auto-range) selected range. The following ranges, i.e. in CNO mode, are readout in the predetermined order ignoring the ENA_RNG bits.

The range-selection block outputs which of the four ranges is being selected, encoded into 2 range-bits, as listed in the "Range-Selection Parameters" section. The data-acquistion control logic puts those bits onto the digital output line of the GCFE.

6.9 Analog Multiplexer

The analog multiplexer is a five-input, one-output switch controlled by the Range-Selection Logic. Four of the inputs are from the 4 gain ranges, one from a DC reference voltage. (To ensure that the analog output of the GCFE does not change while in track mode; eliminates analog output to input crosstalk). There are 5 input control lines from the Range-Selection block.

6.10 Output Buffer

The output buffer is used to drive the load of the external ADC. It also adjusts the internal voltage range to the ADC input range.

6.11 Trigger Discriminator and Logic

The outputs of the two 0.5 μsec shaping amplifiers (FHE and FLE) are connected to discriminators (FHE_LLD and FLE_LLD). Each discriminator has its own 7-bit DAC to adjust the threshold. The outputs of the comparators are combined with two Trigger Enable bits from the configuration register (logical AND) and connected to outputs of the GCFE, HE_DISC and LE_DISC, through a wired-or driver.

6.12 Trigger Rate Counter

There is a rate-counter each for the low-energy and high-energy trigger discriminator outputs. The 16-bit rate-counter is reset (also enables the counting), stopped, and readout via the configuration control block. The data is readout on the digital data out line (DIG_DAT_OUT). The rate-counter circuit is enabled via the RATE_ENA bit in the configuration register. (The rate-counter may have to be stopped before readout if crosstalk is too high, tbr). The rate-counter is only used when the START_ACQ signal is disabled on a higher system level, i.e. when the trigger system is disabled. (Crude diagnostics tool which may not be required). The next version of the design will not have rate-counters in the GCFE.

6.13 Calibration

The GCFE receives a differential strobe and a single-ended calibration voltage. The calibration circuit injects a charge into the inputs of both charge amplifiers. The input signal is shaped in the GCFE to approximate the input pulse from the diodes (tbr). There are two gain settings for the calibration circuit, selected by a CALIB_GAIN bit in the configuration register. The low and high energy channel calibration can be enabled in any combination. Two bits, CAL_LE_ENA and CAL_HE_ENA are required in the configuration register.

6.14 Configuration Control

The configuration timing is shown in Figure 4. The control block performs the following operations:

- Receives and decodes command (CMD), data-acquistion clock (DAQ_CLK) and Reset (RESET) signals.
- Loads configuration registers, DAC's, controls rate-counter (tbr),
- Reads back configuration register, Rate-counter, DAC's to digital data out line. (Takes digital data output



Figure 4. Command Configuration Timing



Figure 5. Signal Acquisition Timing

line away from the data-acquistion block during the read-back)

6.15 Signal Acquisition Control

The signal acquisition control block receives the start-acquisition (START_ACQ), data-acquisition clock (DAQ_CLK) and reset (RESET) signals. (The start-acquisition signal is generated at a higher system level from the trigger acknowledge signal, e.g. through a delay-function). The acquisition timing is shown in Figure 5.

The acquisition control block performs the following operations:

- Receives the START_ACQ bit on the START_ACQ line. This starts the signal-acquisition state machine in this block.
- Generates the HOLD signal to the T&H's.
- Generates the LATCH signal to latch the discriminator outputs
- Generates the Increment-Range signal to the range-selection logic.
- RESET puts the state-machine back into the reset state, puts also the range-selection state machine back into the reset state.
- Outputs the Range-bits (RNG[1:0])and Log-Accept bit (LOG_ACCEPT) onto the digital out line of the GCFE.

7 Command Protocol

This is only a first attempt to estimate the number of commands. Content will change.

The serial command bits received on the CMD line are as follows:

- Start-bit ('1')
- 4 address bits, MSB first
- 5 function bits, MSB first
- 16 data bits, MSB first

Table 2. Command Function Bit Definitions

Funcion Bits (5 bit binary)	Meaning
00000	not used
0xxxx	write function (indicated by R = 0)
1xxxx	read function (indicated by R = 1)
00001	reset rate-counters (will be removed)
10001	read rate-counter low-energy (will be removed)
00010	stop rate-counters (will be removed)
10010	read rate-counter high-energy (is separate from LE if 16-bit counter) (will be removed)
	(In R2 chip the following addresses should probably start at R0001)
R0100	Write/read CONFIG_REG_0, configuration register 0
R0101	Write/read CONFIG_REG_1, configuration register 1
R0110	Write/read FLE_DAC, low energy trigger discriminator
R0111	Write/read FHE_DAC, high energy trigger discriminator
R1000	Write/read LOG_ACPT_DAC for log accept discriminator
R1001	Write/read RNG_ULD_DAC, range-select discriminator
R1010	Write/read REF_DAC for DC reference (tbr)

7.1 Address Bits

The 4 address bits select the GCFE as set by 4 hard-wired input levels. Log 0 is "0000". Address '1111' is a broad-cast.

Note that there is one additional hardwired input bit to the GCFE which will tell the chip whether it is on the plus or minus side of the log. The address interpretation will depend on this bit (e.g. Log 0 will be Log 11, depending whether the Side-address bit is 0 or 1).

7.2 Function Bits

The definitions of the functions and their 5-bit values are shown in Table 2.

7.3 Data Bits

The data bit definitions for the two configuration registers are shown in Table 4 and Table 3. For five DAC command functions, the 7-bit DAC datafield is placed in the 16-bit command data with the MSB aligned in command data bit 6 and the LSB in bit 0. Bit 0 is the LSB of the command data field.

7.4 Readback

The readback format is

- Start-bit ('1')
- Register or DAC bits, MSB first

Table 4. Configuration Register 0 (CONFIG_REG_0): Assignment of command functions

Bit Position (0 = LSB)	**Function**
0	LE_GN_SEL0: Gain_Select mode bits 0 for charge amplifier low-energy range
1	LE_GN_SEL1: Gain_Select mode bits 1 for charge amplifier low-energy range
2	LE_GN_SEL2: Gain_Select mode bits 2 for charge amplifier low-energy range
3	HE_GN_SEL0: Gain_Select mode bits 0 for charge amplifier high-energy range
4	HE_GN_SEL1: Gain_Select mode bits 1 for charge amplifier high-energy range
5	HE_GN_SEL2: Gain_Select mode bits 2 for charge amplifier high-energy range
6	HE_GN_SEL3: Gain_Select mode bits 3 for charge amplifier high-energy range
7	LE_RNG_ENA: Range_Enable bit 0 for auto-range circuit (low-energy range enable),
8	HE_RNG_ENA: Range_Enable bit 1 for auto-range circuit (high-energy range enable)
9	USE_FRST_RNG: Use first range for range selection circuit, given by First_Range bits
10	FIRST_RNG0: First_Range bit 0 for range-selection circuit
11	FIRST_RNG1: First_Range bit 1 for range-selection circuit
12	OVERWRITE: Overwrite bit (1) for range-selection circuit
13 – 15	No assignment (TBR)

The data field is always 16 bits (register/DAC bits first), may not matter (tbr). The readback is via the digital output line of the GCFE. The configuration state-machine will take control over the digital output line from the data-acquistion control state-machine while reading out.

8 Range Selection Parameters

8.1 Range Definition

Table 5 defines the range selection definitions for FRST_RNG[1:0] to be used when USE_FRST_RNG = 1

Table 3. Configuration Register 1: Assignment of command functions

Bit Position (0 = LSB)	Function
0	LOG_ACPT_ENA: Enable bit to output log-accept discriminator to output of IC (test function)
1	LE_TRG_ENA: Trigger_Enable for LE trigger circuits
2	HE_TRG_ENA: Trigger_Enable for HE trigger circuits
3	CALIB_GAIN: Calibration_Gain bit (1) for calibration circuit
4	CALIB_LE_EN: Calibration_Enable for low-energy calibration circuit
5	CALIB_HE_EN: Calibration_Enable for high-energy calibration circuit
6	RATE_ENA: Rate-counter Enable bit for rate-counter circuits (will be removed)
7 – 15	No assignment (TBR)

Table 5. Range Definitions and Selection Order

Range	FRST_RNG1	FRST_RNG0	First Range Selected	Energy	Electronic Gain
R0	0	0	LEX8	low	high
R1	0	1	LEX1		
R2	1	0	HEX8		
R3	1	1	HEX1	high	low

The order of the ranges in the four-range readout out is:

If Present_Range <3 then Next_Range = Present_Range + 1

If Present_Range = 3 then Next_Range = 0

8.2 Range-Bit Definition

Table 6 defines the state of the two range output bits, RNG1 and RNG0, which define the selected range.

Table 6. Definition of the output range identification bits, RNG1, RNG0.

OVERWRITE	Internal Range Bits	Range	RNG1	RNG0	Range Selected	Energy	Electronic Gain
x	RangeSel0=1	R0	0	0	LEX8	lowest	highest
x	RangeSel1=1	R1	0	1	LEX1		
x	RangeSel2=1	R2	1	0	HEX8		
0	RangeSel3=1	R3	1	1	HEX1	highest	lowest
1	RangeSel4=1	R3	1	1	DCREF	N/A	N/A

8.3 Auto-Range Selection

Table 7 defines the first range selected in auto ranging mode based on the enabled ranges (ENA_RNG[1:0]) and the state of three range discriminators (RNG_ULD[2:0]).

Table 7. Auto range selection definition from range enables and discriminators.

ENA_RNG1	ENA_RNG0	RNG_ULD2	RNG_ULD1	RNG_ULD0	Auto-range Selected
0	0				**No Ranges Enabled**
		x	x	x	DC_REF or RNG0, tbr
0	1				**Only Low Energy Ranges Enabled**
		x	0	0	R0 (ok, uld1 should be 0 as well)
		x	0	1	R1 (ok)
		x	1	x	R1 (but saturated)
1	0				**Only High Energy Ranges Enabled**
		0	x	x	R2 (ok)
		1	x	x	R3 (ok, or could be saturated if signal is too large)
1	1				**All Energy Ranges Enabled**
		0	0	0	R0 (ok, uld1 and 2 should be 0 as well)
		0	0	1	R1 (ok, uld2 should be 0 as well)
		0	1	x	R2 (ok)
		1	x	x	R3 (ok, or could be saturated if signal is too large)

9 Signal, Gain, and Noise Parameters

9.1 Charge Amplifier Input Connection

The inputs to the charge amplifiers AC coupled to PIN photodiodes. The characteristics of these diodes are summarized in Table 8.

9.2 Charge Amplifier Low Energy Gain Ranges

Table 9 defines the gains of the low energy charge amplifier as a function of the gain selection switches LE_GN_SEL[2:0]. The nominal gain of the system is switch state 5. The ratios of the capacitors in the gain selection array are also shown in the table. Actual values of the capacitors have been estimated in the table by computing a 1.5 volt output signal from the preamp for the maximum energy deposition (Emax). The nominal capacitance uncertainty shall be less than 5% (TBR).

Table 8. Characteristics of the PIN Photodiodes

Diode	Area	Cap	Leakage @ 25 °C	Signal
Low Energy	150 mm^2	<90 pF	<8 nA	5,000 e/MeV
High Energy	25 mm^2	<25 pF	<2.0 nA	800 e/MeV

Table 9. Low Energy Charge Amplifier Gain Selections

Nominal Gain State:			**5**					
Light Yield			**5000**	**e-/MeV**		**0.8**	**fC/MeV**	
Emax			**1,600**	**MeV**		**1280**	**fC**	
Nominal Capacitance:			**1280**	**fF**				
Nominal Ratio			**1.850**					
Cap Ratios	**LE_C3** 1.000	**LE_C2** 0.500	**LE_C1** 0.250	**LE_C0** 0.600				
Cap Val (fF)	460	230	115	280				
STATE	**LE_GN_SEL2**	**LE_GN_SEL1**	**LE_GN_SEL0**			**Total C (fF)**	**C/CNom**	**V = Q/C (Volts)**
0	0	0	0	1		280	0.22	4.57
1	0	0	1	1		395	0.31	3.24
2	0	1	0	1		510	0.40	2.51
3	0	1	1	1		625	0.49	2.05
4	1	0	0	1		740	0.58	1.73
5	1	0	1	1		855	0.67	1.50
6	1	1	0	1		970	0.76	1.32
7	1	1	1	1		1085	0.85	1.18

Table 10. Low Energy Range Post-Gain Stage Characteristics

Low Energy Range Processing Range (Large PIN)	2 – 800 MeV
LEX8 Range (3.5 μsec peaking)	
Calibration Threshold:	2 MeV
Upper Limit:	200 MeV
Noise Goal:	0.4 MeV (2000 e-)
LEX1 range (3.5 μsec peaking)	
Calibration Threshold:	5 MeV
Upper Limit:	1.6 GeV
FLE Range (0.5 μsec peaking)	
Threshold:	5 MeV
Upper Limit:	400 MeV

9.3 Charge Amplifier High Energy Gain Ranges

Table 11 defines the gains of the high energy charge amplifier as a function of the gain selection switches HE_GAIN_SEL[3:0]. The nominal gain of the system is switch state 5. The ratios of the capacitors in the gain selection array are also shown in the table. Actual values of the capacitors have been estimated in the table by computing a 1.5 volt output signal from the preamp for the maximum energy deposition (Emax). The most significant gain selection bit, HE_GAIN_SEL3, switches to a high gain mode for ground testing**.**

Ranges after Post-Gain Stages

Table 11. High Energy Charge Amplifier Gain Selections

Nominal Gain State:		**13**						
Light Yield		**800**	**e-/MeV**		**0.128**	**fC/MeV**		
Emax		**100,000**	**MeV**		**12800**	**fC**		
Nominal Capacitance:		**12.8**	**pF**					
Nominal Ratio		**1.424**						
	HE_C4	**HE_C3**	**HE_C2**	**HE_C1**	**HE_C0**			
Cap Ratios	0.435	1.000	0.500	0.250	0.174			
Cap Val (pF)	2.00	4.60	2.30	1.15	0.80			
STATE	**HE_GN_SEL3**	**HE_GN_SEL2**	**HE_GN_SEL1**	**HE_GN_SEL0**		**Total C (pF)**	**C/CNom**	**V = Q/C (Volts)**
0	0	0	0	0	1	0.80	0.06	16.00
1	0	0	0	1	1	1.95	0.15	6.56
2	0	0	1	0	1	3.10	0.24	4.13
3	0	0	1	1	1	4.25	0.33	3.01
4	0	1	0	0	1	5.40	0.42	2.37
5	0	1	0	1	1	6.55	0.51	1.95
6	0	1	1	0	1	7.70	0.60	1.66
7	0	1	1	1	1	8.85	0.69	1.45
8	1	0	0	0	1	2.80	0.22	4.57
9	1	0	0	1	1	3.95	0.31	3.24
10	1	0	1	0	1	5.10	0.40	2.51
11	1	0	1	1	1	6.25	0.49	2.05
12	1	1	0	0	1	7.40	0.58	1.73
13	1	1	0	1	1	8.55	0.67	1.50
14	1	1	1	0	1	9.70	0.76	1.32
15	1	1	1	1	1	10.85	0.85	1.18

Nominal Operating States are 8 – 15. State 0 is test gain mode.

The nominal characteristics of the low energy range post-gain stage signals are defined in Table 10.

The nominal characteristics of the high energy range post-gain stage signals are defined in Table 12.

Table 12. High Energy Range Post-Gain Stage Characteristics

High Energy Range Processing Range (Small PIN)	100 MeV – 100 GeV 7 MeV – 7 GeV, (in test gain)
HEX8 Range (3.5 usec peaking)	
Nominal Threshold: (FOR WHAT)	100 MeV
Upper Limit:	12.8 GeV
Noise Goal:	2.5 MeV (2,000 e-)
HEX1 range (3.5 usec peaking)	
Calibration Threshold: (FOR WHAT)	300 MeV
Upper Limit:	100 GeV
FHE Range (0.5 usec peaking)	
Threshold:	500 MeV
Upper Limit:	100 GeV

Table 13. Discriminator DAC Programmability

Discriminator DAQ	Typical Threshold (MeV)	Full Range (MeV)	% of Full Range	Typical Noise (MeV)	Low Limit of Range (MeV)	High Limit of Range (MeV)	Resolution (MeV)	Range Select bit	Number of Bits
LOG_ACPT_DAC	2	200	25%	0.4	0	50	0.39	n/a	7
FLE_DAC (test)	5	800	8%	1.6	0	64	1.00	0	6
FLE_DAC (nom)	100	800	50%	1.6	64	400	5.25	1	6
FHE_DAC	500	100000	25%	8	0	25000	195.31	n/a	7
RNG_ULD_DAC	TBR	TBR	25%	TBR	2.5 V	3.3 V	6.3 mV	n/a	7
REF_DAC	TBR	TBR	100%	TBR	0.0 V	3.3 V	25.8 mV	n/a	7

9.4 Discriminator Threshold Range

The GCFE contains 5 DACs to program discriminator thresholds. The characteristics of the range of programmability for each DAC is defined in Table 13. Note that the fast low energy discriminator DAC, FLE_DAC is a 7 bit DAC with two differ ranges determined by the most significant programming bit – the range select bit.

10 Addressing

The address of a GCFE chip on a layer is determined by the five input signals, RIGHT_FIRST and the four ADDR[3:0] bits. Table 14 defines the command address with respect to the state of these five input signals.

Table 14. Chip Address Decoding Definitions

RIGHT_FIRST	ADDR3	ADDR2	ADDR1	ADDR0	Address field in Command
0	0	0	0	0	0
	0	0	0	1	1
	0	0	1	0	2
	0	0	1	1	3
	0	1	0	0	4
	0	1	0	1	5
	0	1	1	0	6
	0	1	1	1	7
	1	0	0	0	8
	1	0	0	1	9
	1	0	1	0	10
	1	0	1	1	11
	1	1	0	0	none
	1	1	0	1	none
	1	1	1	0	none
	1	1	1	1	all
1	0	0	0	0	11
	0	0	0	1	10
	0	0	1	0	9
	0	0	1	1	8
	0	1	0	0	7
	0	1	0	1	6
	0	1	1	0	5
	0	1	1	1	4
	1	0	0	0	3
	1	0	0	1	2
	1	0	1	0	1
	1	0	1	1	0
	1	1	0	0	none
	1	1	0	1	none
	1	1	1	0	none
	1	1	1	1	all

11 Pin Names

Table 15. Input Pin Definitions

HE_SIG_IN:	Low-Energy Diode Sig
HE_SIG_RET:	Low-Energy Diode Return
LE_SIG_IN :	Low-Energy Diode Sig
LE_SIG_RET:	Low-Energy Diode Return
CALIB_STRBP :	Calstrobe plus
CALIB_STRBM :	CalStrobe minus
CALIB_V_IN :	Calibration Voltage Signal
CALIB_V_ RET :	Calibration Voltage Return (tbr)
RESETP:	Reset plus
RESETM :	Reset minus
CMDP :	Command plus
CMDM :	Command minus
DAQ_CLKP:	DAQ_Clock plus
DAQ_CLKM:	DAQ_Clock minus
START_ACQP	Start Acquisition plus
START_ACQM:	Start Acquisition minus
RIGHT_FIRST:	right/left addressing indicator (see Table 14 for meaning)
ADDR3:	Address bit 3 to select chip on layer
ADDR2:	Address bit 2 to select chip on layer
ADDR1:	Address bit 1 to select chip on layer
ADDR0:	Address bit 0 to select chip on layer
VDAC	Voltage reference for DACs
REF_X8	Voltage reference for x8 T&H

Table 16. Output Pin Definitions

DIG_DAT_OUTP :	Digital Output plus
DIG_DAT_OUTM :	Digital Output minus
ANALOG_OUT :	Analog Output
LE_DISCP:	Low Energy Discriminator output plus
LE_DISCM:	Low Energy Discriminator output minus
HE_DISCP:	High Energy Discriminator output plus
HE_DISCM:	High Energy Discriminator output minus Shaper IO
LOG_ACCEPT:	test output of log-accept discriminator

Table 17. Shaper Pin Definitions

LE_CHRG_OUT	LE slow charge amp output
LE_SHPR_IN	LE slow shaper input
LE_SHPR_OUT	LE slow shaper output
HE_CHRG_OUT	HE slow charge amp output
HE_SHPR_IN	HE slow shaper input
HE_SHPR_OUT	HE slow shaper output

Table 18. Current-setting Pin Definitions

I_FET	Reference voltage 2V, will be elimiated later. Pin to adjust current for DAC
I_BIAS	LVDS current setting

Table 19. Power Pin Definitions

AVDD	Analog VDD, nominally 3.3 Volts
DVDD	Digital VDD, moninally 3.3 Volts
AGND	Analog ground
DGND0	Digital ground
DGND1	Digital ground
VDAC	Voltage reference for DACs
REF_X8	Voltage reference for x8 T&H

12 Pin Numbers

Figure 6 shows the pin assigments for verson 1 of the GCFE ASIC mounted in a 44 pin TQFP package.



Figure 6. GCFE1 Pin Assignments - 44 Pin TQFP